Abstract -A new compact DC and large-signal physics-based non-quasi-static (NQS) MOSFET model is proposed, suitable for partially-depleted body-tied silicon-on-insulator (SOl) MOSFETs. The developed four-terminal nonlinear model is comprised solely of fully-continuous explicit expressions that allow for quick simulation times and accurate intermodulation distortion analysis. Nonlinear depletion capacitances, as well as short-channel effects such as drain-induced barrier lowering, have been included, while the self-heating effects of SOI MOSFETs are modeled using a first-order thermal RC circuit. NQS distributed channel behaviour is accounted for by using a segmented channel model allowing the model in principle to operate up to high mm-wave frequencies. The model is verified for DC and large signal one-/multi-tone operation as well as through WCDMA measurements.
I. INTRODUCTION
Silicon-on-insulator (SOI) technology is becoming increasingly important for RF/microwave applications due to its superior performance over bulk CMOS technology. The main comparative advantages of SOI MOSFETs relate to higher speeds, increased integration densities, and a higher current drive [1] , [2] . While much research has been presented on DC and small-signal SOI modeling, relatively little has been done for large-signal models. Large-signal RF models are just as important as small-signal models, as they are used, for example, in the design of mixers and power amplifiers. High frequency operation requires the development of nonquasi-static (NQS) models to account for the temporal relaxation of the inversion and depletion charges [3] . Chan et al. [4] account for such NQS effects by adding Elmore resistances in series with the gate-source and gate-drain capacitances to model the distributed RC delay of the channel. While this method is relatively simple to implement, it only retains the lowest frequency pole of the original RC network. A recently proposed model [5] uses the spline-collocation technique to account for the NQS effects. Although accurate, it is rather complex to implement.
In this paper, we present a new four-terminal compact MOSFET model that is experimentally verified to be suitable for partially-depleted (PD) body-tied (BT) SOI MOSFETs. The model is based on a simple voltage-dependent saturating charge density expression [6] that is fully continuous between all operating regimes. NQS effects are accounted for by using a segmented channel model [7] , [8] , which automatically gives full consistency between large-and small-signal simulations. Numerous improvements have been added to the basic model in [6] , including nonlinear depletion capacitances and shortchannel effects such as drain-induced barrier lowering (DIBL). The proposed model also includes a thermal RC circuit to account for the self-heating effects (SUE) associated with SOI MOSFETs [3] . Further, a nonsingular electron velocity-field relation is used to ensure that the current is continuous around the VDS = 0 V region, an important requirement for analog circuit design. For the first time, the subthreshold DC characteristic and intermodulation distortion (IMD) capabilities of the charge model are demonstrated.
II. MODEL FORMULATION
The intrinsic channel model proposed for this paper is shown in Fig. 1 . The current sources in Fig. 1 are given by
where k is the channel position, k = 0, 1, .... N, N being the number of channel segments, u(k, t) is the position dependent channel mobility, W is the channel width, v(kt) is the bulkreferenced channel voltage at position k, h=LlN is the length of each channel segment, where L is the channel length, and q(k, t) is the channel charge density per unit area for segment k.
The mobility expression in (1) is given by [7] , [9] A(k, t) [9] a (k,t)
where gh is an empirically adjustable parameter. The ao(k,t) term in (2) ensures that the mobility model is fully continuous around VDS = 0 V, an important requirement, for example, in IMD analysis for mixer design. The expression for q(k,t) in (1) derives its origin from detailed analysis of the charge in the region near the drain in saturation using the two-dimensional physical simulator provided by Silvaco Corp. The concentration of electrons at the surface was shown to decrease toward the drain, and these electrons were pushed away from the surface and into the bulk. This consequently caused the current to flow in a "subsurface" path [7, section 6.2] . It was therefore necessary to incorporate the total charge, and not just the surface charge, to model this two-dimensional current. The developed charge density expression is [6] 
where COX = 8oXItox is the oxide capacitance per unit area, eox is the permittivity of the oxide, tox is the oxide thickness, and a is an empirical constant used to control the degree of saturation of the charge density expression. VGeffrt) in (4) provides a continuous smooth expression for q(k,t) from weak inversion into strong inversion. It is important to note that (4) is also fully continuous between the linear and saturation regimes. Threshold voltage is given by [3] 
where VTO is the extracted threshold voltage at low VDS and the second term accounts for DIBL. Another important shortchannel effect is channel length modulation (CLM) [3] , [7] , which is accounted for by multiplying (1) by (1+±cLMva(k, t)), where )CLM is the CLM factor and va(,t) is the average value of the node voltages on either side of the channel segment. SOI MOSFETs suffer significantly from SHE because of the thick buried oxide underneath the silicon layer [3] , although advantageous electrically, dis-improves the thermal properties. The temperature dependence of the mobility is given by [10] /Ieff (k, t, Tch ) (k, t) (Tch (t)I Tamb )m (6) where Tamb is the ambient temperature, Tch(t) is the channel temperature, and m is the temperature coefficient of the mobility. The temperature rise of the channel can be modeled using an equivalent RC circuit. The average dissipated power in the channel has been used to estimate the increase in channel temperature, which is given by [3] (Tch (t)-Tamb ) = iN [V(N, t) -v(O, t)] RTH (7) where RTH is the thermal resistance of the RC network. TCh(t) is calculated from (7) and substituted back into (6) to calculate the new channel mobility. The temperature in the channel also affects other parameters, such as the electron velocity. However for simplicity we choose to model all temperature effects with (7) and an appropriate value for RTH. The value of RTH is verified by comparing the simulated conductance at DC and high frequencies, where the thermal effects are negligible, with the measured values.
The oxide capacitances in Fig. 1 are given by CoxWh. The nonlinear depletion capacitances are given by [7] (8) [7] . With increasing gate voltage ys(t) is assumed to increase nearly linearly until the channel becomes strongly inverted, at which point ys(t) is taken to saturate to a near constant value, which is greater than the traditionally assumed value of twice the Fermi potential [7] . This simple Ys(t)-VGB(t) curve can easily be approximated by an equation ofthe form Os(t) = ATanh(BvGB(t) + C) + D (9) where A, B, C, and D are optimized constants to fit (9) to the Ys(t)-VGB(t) curve. Substituting (9) into (8) replaces the implicit equation with an explicit equation that is fast to solve. Finally, the substrate loss is modeled using the Rsk resistances, whose values are extracted from small-signal measurements.
III. MODEL VERIFICATION
The Gummel Symmetry test [11] can be used to assess the symmetry of a model. Fig. 2 shows the results of the Gummel Symmetry test on the proposed model and the BSIM3SOI model. As can be seen, the second derivative of the proposed model is fully continuous and equal to zero at Vx = 0 V. This is a direct result of referencing all voltages to the bulk node. The BSIM3SOI model, on the other hand, is discontinuous at Vx = 0 V and fails the test for symmetry. This failure is attributed to a source-referenced threshold voltage and to a singularity in the velocity-field relation [11] . Measurements were performed on an N-type SOI PD BT MOSFET. The transistor had a channel length of 0.13 gim, with 30 gate fingers connected in parallel, each of width 4 gim, a front and back gate oxide thickness of, respectively, 2 nm and 400 nm, and a silicon thickness of 150 nm. The body was connected to the source. A MOSFET of this type allows us to use the original charge model developed for a bulk MOSFET in [6] to model the SOI device, since the body is tied to the source, and the silicon thickness is sufficiently deep for the charge to behave in a similar manner to the bulk device. The front gate oxide thickness, t0, is replaced with an effective electrical oxide thickness to incorporate the quantum mechanical effects associated with thin oxides. Based on a substrate doping density of 1017 cm-3 and a polysilicon doping density of 9x10'9 cm3, the electrical oxide thickness was extracted to be 2.9 nm [12] . Simulations, with N= 5, were performed using Agilent's Advanced Design Simulator, where Symbolically Defined Devices were used to model the nonlinear current sources and depletion capacitances. Each additional channel segment adds just 20% of the simulation time of the single channel segment, which is much lower than other segmented models e.g. [8] . The model is computationally efficient because all of the equations are explicitly dependent on the voltages, avoiding any computationally-intensive iterative loops.
The dominant source of nonlinearity in the device is the channel current. To test the nonlinear capabilities of the model a 2 GHz tone from a 50 generator was applied to the gate of the device and the output power dissipated by the 50 load was measured at the fundamental, 2nd, and 3rd harmonics. 
